A subthreshold swing (SS) below 60 mV/decade at room temperature is a critical requirement in CMOS transistors for ultralow power electronics. In the past decade, tremendous efforts have been made to explore new switching mechanisms overcoming the Boltzmann thermal limitation of traditional MOSFETs [1] . Examples include tunnel FETs utilizing band-to-band tunneling (BTBT) and the corresponding energy filtering action [2], and the negative capacitance FETs (NC-FETs) based on ferroelectric materials [3]. While TFETs have shown performance below expectations for a number of fundamental as well as design challenges [4][5][6][7], and the potentials of NC-FETs are still under intense scrutiny, additional device concepts are being proposed and investigated.
The piezoelectric FETs (Piezo-FET) is an intriguing device concept that exploits a piezo-layer in the gate stack in order to produce a strain in the transistor controlled by the gate voltage, V G . If the strain modifies the conduction band edge (for an n-FET) so that the electron affinity increases with increasing V G , then an SS smaller than 60 mV/decade can be achieved [8] [9] . In this paper, we revisit the Piezo-FET by both providing a set of analytical, insightful expressions for the SS dependence on several material and design parameters, and reporting numerical simulations of strain distribution and IV calculations in technologically relevant device structures.
The schematic of Piezo-FET with a FinFET structure considered in this work is shown in Fig. 1 , where the piezolayer is placed between the metal gate and a second metal shorted to the source, so that the voltage drop across the piezo is V G . The piezo material is assumed to be PZT-5H, whose parameters are reported in Table 1 [8, [10] [11] , and the thickness W pie of the piezo-layer is varied from 3 nm to 10 nm. Upon application of a positive V G , the piezo-layer expands along z direction, thus the semiconductor in the channel is compressed, as it is shown in Fig. 2(a) , reporting the numerically calculated strain distribution obtained with the COMSOL simulator [12] . The 1D analytical model utilized to calculate the stress and strain is illustrated in Fig. 2(b) , where it is assumed that the x and y directions are unconstrained, so that T XX , T YY components are negligible as compared to the stress, T ZZ , along z direction. Because the device structure is assumed to repeat periodically in the z direction, the sum of the displacements along z direction for each device must be zero (see equation E1 in Fig. 2 ). Considering the relationship between stress and strain for the metal gate, oxide, semiconductor and the piezo-layer and combining with E1, the analytical expressions for the stress and strain are obtained as shown in Fig. 2(b) , which are consistent with [8] . Figs. 3(a), (b) show the stress and strain profiles as a function of W pie calculated using either the analytical model in Fig. 2 or the 3D numerical simulations for (001)-oriented silicon with channel thickness W fin of 5 nm at a V G of 0.3V. It can be observed that the analytical model is in fair agreement with the numerical simulations, but, overestimates the strain for very thin piezo-layers. Maximum V G =0.3V for minimum W pie =3nm is compliant with the critical electric field E cr =100 MV/m for the PZT-5H. For the valleys in silicon, the strain induced modulation of the conduction band is
where k=x, y or z is the longitudinal direction of valley, while d and u are the dilation and uniaxial deformation potentials, respectively. For silicon, d and u are 1.1 and 9.29 eV, respectively. Fig. 3(c) shows the E C,k calculated based on the strain shown in Fig. 3(b) : a E C,z of -0.126eV is obtained for the device with 3nm piezo-layer. The gate voltage controlled E C,z can be included in a self-consistent top of the barrier model [14] to get the transfer characteristics for the devices with and without piezo-layer shown in Fig. 4 . A steep SS of 41.9 mV/decade is achieved for the thinnest piezo-layer W pie = 3nm.
In order to develop an intuitive insight in the device operation, we now derive an analytical expression for SS. To this purpose we consider an n-type, ultra-thin-body (UTB) FET (or a FinFET), assume that the inversion density n inv in sub-threshold regime is carried by the lowest subband (i.e. quantum limit approximation), and thus write n inv as
where,
m is the density of state mass, 0 is valley degeneracy, 0 is the energy of the lowest subband. In Eq. 2 the electron gas is assumed to be non-degenerate (which is fully appropriate for the sub-threshold region) and the Fermi level is taken as the reference energy, namely E F =0. We now recall that the electrostatic potential, G , at the interface between the metal gate and the oxide in an UTB-FET, can be written as [13] ) (
where M , SCT are respectively the metal work function and semiconductor electron affinity (with q being the electron charge). We further assume that 0 in Eq. 2 moves rigidly with G , so that we finally obtain
where M has been taken independent of V G . If we now suppose that, in sub-threshold region, the current I D changes with V G just as n inv , we finally obtain 
As it can be seen, an n-type Piezo-FET can have an SS below 60mV/decade if V G induces a strain such that SCT increases with V G . Fig. 5 shows that the SS values given by the analytical model and those extracted from the numerical simulations in Fig. 4 agree well.
In conclusion, the n-type FinFET device with piezo-layer in the gate stack is investigated in this paper. The gate voltage controlled stress, strain, conduction band edge shift, and the subthreshold swing are analytical modeled. The values of SS demonstrate a strong dependence on the thickness of piezo-layer. A steep SS of 41.9 mV/decade is achieved for the device with the thinnest W pie of 3 nm. Fig.1 The schematic of Piezo-FET with a FinFET structure. Fig. 5 The SS obtained from Eq. 6 and extracted from the I DS -V GS curves of Fig. 4 . 
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Considering the relation between stress and strain for piezo-layer and the MOS-layer:
The electric field along Z direction: 
